Abstract: A 2.4 GHz low noise amplifier (LNA) with a bias current reuse technique is proposed in this work. To obtain the optimum noise figure (NF) value, dependence of NF on its most influential LNA parameters has been analysed. Taking into account the LNA design requirements for other figures of merit, values of the circuit parameters are given for the optimum noise figure.
Introduction
Low Noise amplifier (LNA) is one of the most important blocks in the RF receiver chain. Its role is adequate amplification of the weak received signals (signal power levels are typically in the range from -110 dB to -70 dB [1]) with minimal noise contribution. The additional LNA constraint is sufficient linearity without distortion of the amplified signal. One way of satisfying all these requirements is increase in LNA gain. In this case, LNA noise and the noise contribution of the subsequent stages are decreased [2] . As direct increase in LNA gain could cause its non-stable operating it is very importantly to pay attention to the circuit stability. To prevent input and output signal reflection, it is necessary to provide good input and output impedance matching during amplifier design. The LNA input impedance matching is extremely important as it ensures very weak signal received at antenna to be grouted with less attenuation and amplified in the LNA. Output impedance matching provides normal signal flow through the receiver.
In this paper, a narrowband LNA has been proposed. To reduce current/power consumption, a current reuse technique is used. The LNA is designed using 0.35 µm SiGe BiCMOS austriamicrosystems ( ) S35D4 technology. The chosen technology offers transistor real models operating up to 6 GHz and high performance passive components (for example, inductors with good quality factor that are essential for LNA design). Noise Figure parameter (NF) [3] dependence on its dominant circuit parameters have been presented and analysed. Based on results and conclusions obtained after analyzing the LNA, the optimal NF value has been achieved in last section.
The Current Reuse LNA Topology
The designed LNA, shown in Fig. 1 From the LNA topology it can be seen that the total node capacitance at the drain of 3 M is paralell of capacitance d C and transformed capacitance b C . This equivalent capacitance forms paralell resonant circuit with inductance out L both to provide highly desirable band-pass filtering of output signal and increase gain at the center frequency. At the LNA input, resonant frequency of the serial resonant circuit is usually set equal to output resonant frequency. But, if desired, these resonances can be offset from each other yielding a smaller gain, flatter and broader response.
Dependence of Noise Figure on its Most Influential LNA Parameters
Noise factor (F) describes degradation of the signal to noise ratio (S/N) through the circuit [2, 3] . However, noise figure ( 10log NF F = ) is more often used in literature and simulators for specifying noise performance of an LNA. To examine dependence of noise figure on circuit parameters, one by one circuit parameters have been changed. The designed LNA has been simulated using Spectre Simulator from Cadence Design System with options for RF analysis. For all circuit components, except for transistors (BSIM3v3 models), ideal models are used during simulations. It has been noticed that the highest influence on NF parameter have If we apply procedure for derivation of the noise figure regarding only the first order effects for transistors, explained in [4] , the noise factor F of the circuit shown in Fig. 1 
where:
. The inductor L 1 influence on the noise figure is shown in Fig. 2a . Similar behavior was observed for NF dependence on the inductor 2 L value. This is expected due to roles of the inductors in the LNA design and their places in equation (2) . From the equation (2) increase results in reduction of the expression (2) last component. Consequently, parameters F and NF decrease. However, at higher frequencies value ω 2 L 12 C gs3 increases and becomes higher than one. Therefore, noise figure increases with increase in L 12 due to increase in the last part of the equation (2) . For L value in the range from 2nH to 7.5nH, this behavior can be seen in Fig. 2a for frequencies 3.85GHz f < and 3.85GHz f > .
As the noise is transmitted from the input to the output of the circuit amplified with the total LNA gain, it is expected that components in the input circuit have the highest influence on the noise figure. Dependence of the NF on (2), which wouldn't have purpose in this analysis. Intuitively observed, change of these inductor values modifies the total LNA gain and quality factor of the input resonant circuit (equations given in [3] ) changing directly NF value. In the LNA design, the inductance g L is higher than inductance S L value, so the both parameters are varied according to their expected value levels. It can be seen from Figs. 2d, 2e, and 2g that the first transistor has major contribution to the noise figure while the second transistor influence on NF is small (almost neglected). This behavior is expected due to positions of these transistors in the LNA topology. Theory, presented in [3, 4] , describes how noise figure can be decreased by transistor scaling, namely decreasing transistor width W and reducing Fig. 2f ). However, further reduction in 2 W increases NF parameter (gate noise domination) at lower frequencies. At higher frequencies, the noise figure value is lower for smaller 2 W value. Only for transistor 4 M and all simulated 4 W values, NF value decreases with 4 W reduction. This behavior was expected as a consequence of theory above ( [3, 4] ) and the fact that this transistor is part of the LNA bias circuit. Influence of transistor M 4 gate induced noise would not be seen in the total noise figure as its operating frequency is significantly lower than 0.1 t f , which represents frequency limit for beginning of the induced gate noise activity. As transistor 4 M determines the first transistor bias, it's necessary to mention that change of 4 W alters not only the total noise generating by this transistor, but also voltage 1 GS V [5] . With transistor 4 M scaling 1 GS V and LNA gain are increased, resulting in noise figure decrease. and LNA gain. Consequently, noise factor (noise figure) is increased (shown in Fig. 2h ).
As resistor

The Optimum Noise Figure Value
Initial device dimensions and component values (of the circuit shown in Fig. 1) were obtained using the optimization technique with constant power consumption [2, 4] at 2.4 GHz operating frequency. The initial simulation result for NF parameter, with calculated LNA parameter values, was 1.933 dB. The optimum noise figure value was achieved after analyzing NF dependence on circuit parameters and is 1.137 dB at 2.4 GHz, Fig. 3 . It can be seen from Fig. 3 
